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Abstract. The steadily increasing performance of mobile devices also
implies a rise in power consumption. To counteract this trend it is manda-
tory to accomplish software power optimizations based on accurate power
consumption models characterized for the processor. This paper presents
an environment for automated instruction set characterization based on
physical power measurements. Based on a detailed instruction set de-
scription a testbench generator creates all needed test programs for a
complete characterization. Afterwards those programs are executed by
the processor and the energy consumption is measured. For an accurate
energy measurement a high performance sampling technique has been
established, which can be either clock or energy driven.
Keywords. Software energy estimation, automated processor charac-
terization, testbench generator, current measurement, clock driven sam-
pling, energy driven sampling.
1 Introduction
Nowadays the power consumption of digital systems is one of the key constraints
in the design process. It is necessary to meet this constraint in order to fulfill
the requirements requested by the user. In the case of mobile devices, these
requirements can be, for instance, a higher computational power while having
the same budget of energy in order not to decrease the battery life time of the
device. But also other benefits of power aware systems such as lesser cooling
efforts become more and more important for customers.
To meet those tight design constraints hardware and software has to be
optimized at early stages in the design flow. Software power estimation can be
done by determination of power consumption in a processor during execution.
To allow parallel Hardware and Software development, accurate power models
of processors are needed.
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Tiwari et al. [1,2] introduced a methodology for software power estimation
at instruction level based physical measurements. The model is mainly based on
two factors: a) instruction base cost (BC), the energy consumed during execution
of an instruction and b) circuit state overhead cost (CSO), which describes the
energy consumed by circuit switching activity between two consecutive instruc-
tions. To extract the cost factors the processor is brought into a desired state by
a dedicated testbench or/and certain input patterns and the power dissipation
is measured.
The accuracy of this method depends on the underlying power model and
the precision of the measurement technique. Especially for modern integrated
circuits the requirements for the measurement hardware are very high. Because
of the increasing clock frequencies in such circuits the measurement time slots,
where the considered circuit state occurs are very small and therefore high sam-
pling rates are required. Also the decrease of power consumption in modern
mobile devices leads to errors. Especially in the field of smart cards, where asyn-
chronous circuits are used, the power dissipation can be minimized below 10mW
[3]. In order to achieve accurate results a dedicated measurement technique with
a high resolution is required.
Another possibility to improve the accuracy of the software power estima-
tion is to refine the underlying power models. Also other effects that influence
the power consumption such as voltage fluctuations, different operation temper-
atures or process variations have to be modeled to reduce errors in the power
estimation process. Such refinements lead to an increase of needed cost factors
and therefore to a higher characterization effort. Since the characterization is
a very time consuming procedure, an automated characterization is absolutely
essential.
The remainder of this paper is organized as follows. Section 2 surveys related
work for instruction set characterization for software power estimation. Section 3
depicts in detail the automated characterization tool. After a functional descrip-
tion of the used power measurement technique in section 4 the energy model for
the software power estimation is introduction (section 5). Experimental results
are presented in section 6. The conclusions are summarized in section 7.
2 Related Work
Based on Tiwaris methodology for instruction level power characterization sev-
eral projects can be found in literature. To overcome the huge characterization
effort several authors presented techniques to minimize required measurements
by grouping the instructions depending on the functional unit used by the in-
structions [4]. However, up to 3 man months are necessary to characterize a
processor, depending on the processor architecture.
The characterization methods are heavily dependent on the processor and
require detailed knowledge of the architecture. Brandolese et al. propose a gen-
eral methodology, independent of the specific processor [5]. The methodology
obviates the architectural level and focuses on the functionalities involved in the
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instruction execution. The proposed model is built on an a priori knowledge of
both the energy characterization of a set of instructions and the relevant func-
tional characteristics of each instruction of the set. The model is thus a trade-off
between accuracy and generalization.
Besides refined power models also improved power measurement techniques
can be found in literature. In [1,6] integrating digital ammeter in the processor
supply line have been used for data acquisition. Since the maximum frequency
in the power spectrum of the supply current in digital systems can be several
hundred MHz [7], this kind of measurement is too error-prone due to the limited
bandwidth of digital multimeters.
Oscilloscopes with high sampling rates can overcome the phenomena of high
frequencies in the power spectrum. The current is transformed by a shunt resis-
tor to a proportional voltage drop, which can be measured by the oscilloscope.
Shunt based measurement techniques have been used in [8,9]. Supply voltage
fluctuations over the measurement resistor and noise introduced by the stray
inductance limit the accuracy of such methods.
Reduced supply voltage fluctuations are archived in [10]. A simple current
mirror based on 4 transistors provides a copy of the current drawn by the pro-
cessor. The voltage drop over this mirror is constantly 2 times the basis emitter
voltage and therefore independent of the input current. Since the copied current
is measured by a digital oscilloscope spikes in the instantaneous current are one
of the key problems of this method.
Hardware based current integration is one possible solution of this problem.
In [7] the processor is powered by two capacitors. Every second clock cycle one
capacitor acts as power supply and is discharged by the current drawn by the
processor. Meanwhile the other one is charged by a supply voltage. The discharge
current causes a voltage decrease which is proportional to the consumed power
during one clock cycle. Also in this case supply voltage fluctuations due to the
discharge process affect the accuracy of the measurement result.
While there are many projects dealing with instruction set characterization,
we have not found any references in the literature dealing with a fully automated
characterization process for different processor architectures. The presented pro-
cess is based on a new current sampling technique, which can be either clock or
energy driven.
3 Characterization System
The characterization of processors is a very time consuming procedure and im-
plies detailed information about the processors architecture. For energy esti-
mations of different SOC architectures during the design process of embedded
systems an automated characterization is absolutely essential. For that matter
we have implemented an automated characterization system (figure 1).
Information about the processors architecture has to be provided in form of a
detailed instruction set description. The testbench generator creates all required
assembly programs to characterize all BC and CSO factors for the instructions
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Fig. 1. Characterization system overview.
defined by the description file. The generation of additional testbenches to char-
acterize the influence on power dissipation of data dependencies like different
operand addresses or values can be forced by well defined data dependency xml
file.
Afterwards these testbenches are compiled by an architecture dependent com-
piler and the executable programs are loaded one by one on the processor. During
execution of these programs the processor sets a trigger signal to indicate that
the initialization has been completed and the execution of the characterization
code starts. This signal triggers the digitizer which samples the output of a
dedicated power measurement circuit.
After the data acquisition step software filters eliminate spikes in the current
profile. The measurement evaluation and analysis step extracts the cost factors
for each characterization testbench and stores them into an energy data base.
All steps in the characterization process can be controlled by the user via a
graphical user interface implemented in LabView R©.
4 Measurement Hardware
The measurement hardware supports two types of energy samplings: a) clock
driven and b) energy driven sampling. Clock driven sampling records the power
profile cycle accurately. This method is needed for the characterization of com-
plex operations like branch instructions with delay slots. For all other instruc-
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tions the more accurate energy driven sampling is used. In this case it is not
possible to assign exactly one energy value to each clock cycle because the sam-
pling rate only depends on the current drawn by the processor.
4.1 Clock Driven Sampling
As it is mentioned above, the clock driven sampling records the consumed average
power given by P = IDD · VDD during each processor cycle. Since the supply
voltage VDD of processors is constant, the power only depends on the average
current IDD. An average measurement of the current can be done by the circuit
shown in figure 2. While one capacitor of the circuit is charged with an exact
copy of IDD, the other one is discharged over the resistor R. At the end of each
clock cycle the voltage VC on the charged capacitor is sampled and the capacitors
are switched. Assumed the delay time of the switches is much less than the clock
period the integration interval is given by 1/fCLK and the average current can
be calculated as follows: IDD = VC ·C ·fCLK . Rbias in figure 2 is used for biasing
purposes. An offset DC current value due to the Rbias has to be subtracted from
the measured value.
Fig. 2. Schematic of the clock driven sampling circuit.
The switch control circuit delays the processor clock for at least one switch
delay. This causes a start of current integration just a tick before the processor
clock rises. The reason for this short forward shift of the integration interval
is that most of the energy in synchronous circuits is consumed during signal
transitions at the beginning of each clock cycle. At the end of a clock period,
the processor is in a stable state and consumes only leakage power. Since leak-
age currents of CMOS circuits are very small, errors caused by the switching
capacitors are minimized.
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4.2 Energy Driven Sampling
The second measurement technique is based on the same principle as the clock
driven sampling described in the previous section. It differs only in the switch
control. As it is shown in figure 3 a comparator compares the voltage VC across
the charged capacitor to a precise reference voltage VRef . If VC exceeds VRef ,
a flip flop changes his state and a trigger pulse is generated, which leads to
a change of the switch states. Afterwards the same procedure starts with the
discharged capacitor.
Fig. 3. Schematic of the energy driven sampling circuit.
The trigger pulse indicates that the charged capacitor has accumulated a
charge of QC = C · VRef , during which time the processor has consumed an
energy of E = QC ·VDD. The power profile of the processor can be derived from
the time between every pair of pulses tpulse. Because of delays in the switch
control circuit, a constant delay tdelay has to subtracted from tpulse to get the
right time during which the energy E has been consumed. The average power P
between two pulses can be calculated as
P = E/(tpulse − tdelay).
5 Energy Model
The energy model developed is a flexible and accurate combination of an instruction-
level energy model and a data dependent model. The total energy Etotal con-
sumed by a program is the sum over all clock cycles ntotal of the energy con-
sumption per cycle Ecycle:
Etotal =
ntotal∑
n=0
Ecycle(n). (1)
The energy per clock cycle can be further decomposed into four parts: in-
struction dependent energy dissipation Ei, data dependent energy dissipation
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Ed, energy dissipation of the cache system Ec, and finally the dissipation of all
external components Ee including the bus system, memories and peripherals:
Etotal =
ntotal∑
n=0
[Ei(n) + Ed(n) + Ec(n) + Ee(n)]. (2)
The instruction dependent part of this model is based on the instruction-level
energy model defined by Tiware et al. [1,2]. It defines base costs for each instruc-
tion and considers switching activity between different consecutive instructions
by use of a Circuit State Overhead (CSO) term. To characterize a particular
instruction a loop is used which is made of several of these instructions, small
enough to fit in the instruction cache and large enough to minimize influence of
the branch instruction at the end of the loop. For circuit state overhead, a loop
with two alternating instructions is used to measure the circuit state overhead
between these two instructions.
A pipeline aware model is used for the cycle by cycle estimation. The main
idea of this approach is to distribute the measured costs among all pipeline
stages. Thus all other inter-instruction costs (IIC) caused by inter instruction
locks, transaction look-aside buffer or data/instruction cache misses can be mod-
eled by pipeline stalls.
Ed = E′ − EBC (3)
Ed(i) = β0 + β1 · x(i) (4)
Each instruction is responsible for the calculation of its data depended energy
consumption Ed. Ed is, as it can be seen in equation 3 defined as the difference
between the energy dissipation caused by an instruction with a varying operand
value and destination address E′ and the instruction BC EBC characterized with
reference data (typically 0).
Since a complete characterization of the whole range of values of the operands
is only theoretically possible, the data dependent energy consumption is mod-
eled by means of linear regression. In equation 4 x(i) describes a property of
the operand data word i going to be modeled. This property can be either the
hamming distance between the data word and the reference value or the ham-
ming weight of the data word. β0 and β1 are constants and Ed(i) is the energy
dissipation of the instruction with the data word i.
6 Experimental Results
The following experimental diagrams present the performance characteristic of
the two measurement techniques mentioned above. These diagrams present typ-
ical cases from the multiple measurement test, which have been performed re-
peatedly in the lab.
To determine the measurement accuracy all measurement results have been
compared to a constant current at the input of the current mirror. This input
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current was drawn by shunt resistors with a tolerance of less then 0.05%. The
voltage drop across these resistors has been measured to calculate the size of the
input current. The comparison of this current with the sampled values has been
used to determine the measurement error.
Fig. 4. Experimental results for the clock driven sampling at 2MHz with 2 dif-
ferent capacities.
Experimental results for the clock driven sampling have shown a high de-
pendency between operation range, measurement accuracy and hardware con-
figuration (Figure 4). If the input current is too big compared to the chosen
capacitors, the capacitors become fully loaded before the clock cycle ends. On
the other hand too big capacitors cause only a small voltage drop which leads
to errors in analog to digital conversion.
Fig. 5. Energy driven sampling: error and trigger frequency depending on the
input current for a reference voltage of 1V and a capacitance of 4.7nF.
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Figure 5 shows the input current dependent error behavior and frequency
behavior of the energy driven sampling. In this case the maximum voltage across
the capacitor is given by the constant reference voltage VRef and independent
from the input current. This leads to an enlarged operation range for a fixed
hardware configuration as it is shown in Figure 5, where the error is less than
0.9% over an oparation range of 0.5-20mA. The frequency on the other hand
depends linearly from the input current.
7 Conclusion
In this paper we have presented an environment for automated instruction set
characterization of embedded processors based on physical measurement. After
a survey of the characterization system, two different power measurement tech-
niques have been described in detail. Followed by the underlying energy model
the performance of those power sampling techniques has been discussed. Future
work will be done in further examinations on the degree of portability of this
approach to different processor architectures.
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